EXHIBIT 027

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹	
10. Method for	Without conceding that the preamble of claim 10 of the '449 Patent is limiting, the Lenovo IdeaPad	
exchanging	Duet 3 Chromebook (hereinafter, the "Lenovo product") performs a method for exchanging	
messages in an	messages in an integrated circuit comprising a plurality of modules, either literally or under the	
integrated circuit	doctrine of equivalents.	
comprising a		
plurality of	The Lenovo product includes an integrated circuit. For example, the Lenovo product includes the	
modules,	Qualcomm Snapdragon 7c Gen 2 Compute Platform system on chip (hereinafter, the "Snapdragon SoC").	
	Lenovo IdeaPad Duet 3	
	Chromebook	
	Featuring a Snapdragon 7c Gen 2 Compute Platform	
	The Lenovo IdeaPad Duet 3 Chromebook is the ideal work and play device for the hyper-mobile user looking for superior experience with the larger 11" 2K near-borderless display.	
	Faster connectivity options, all-day battery life, and the more	
	powerful, fanless and efficient performance of the Snapdragon° 7c Gen 2 platform gets things done while on the	
	go. Work on the detachable keyboard or take notes and	
	sketch with the optional Lenovo USI Pen 2.	
	1 2 3 4 Learn More	

¹ The Lenovo product is charted as a representative product made used, sold, offered for sale, and/or imported by Lenovo. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.


Case 2:22-cv-00481-JRG Document 1-27 Filed 12/19/22 Page 3 of 54 PageID #: 1240

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	https://www.qualcomm.com/products/application/mobile-computing/laptop-device-
	finder/lenovo-ideapad-duet-3-chromebook
	The Snapdragon SoC comprises a plurality of modules, for example Qualcomm Adreno GPU; Octa-
	core Qualcomm Kryo 468 CPU; and Qualcomm Hexagon 692 DSP:


'449 Patent Claim	Lenovo Product Including Snap	odragon System on Chip¹	
	Qualcomm® Snapdragon™ 7c Gen 2 Com	pute Platform	Qualcomm snapdragon
	Specifications & Features	Wide	Lielink Technology Ougloomes
	CPU Clock Speed: Up to 2.55 GHz CPU Cores: Octa-core Qualcomm* Kryo" 468 CPU CPU Architecture: 64-bit	Video Video Playback: Up to 4K HDR10 Codec Support: H.265 (HEVC), H.264 (AVC), VP9 Video Software: Motion Compensated Temporal Filtering (MCTF)	 Uplink Technology: Qualcomm* Snapdragon* Upload+ Uplink Carrier Aggregation: 2x20 MHz carrier aggregation Uplink QAM: Up to 64-QAM LTE Speed
	Process Technology: 8 nm	Display • Max On-Device Display: QXGA @ 60Hz,	LTE Peak Download Speed: 600 Mbps Wi-Fi
	Supports Supports Windows 10 and Windows 11 Chrome OS	FHD @ 60Hz • Max External Display: QHD @ 60Hz • Display Pixels: 2560x1440, 2048x1536 General Audio	 Wi-Fi Standards: 802.11ac Wave 2, 802.11a/b/g, 802.11n Wi-Fi Spectral Bands: 24 GHz, 5 GHz MIMO Configuration: 2x2 (2-stream) Qualcomm* FastConnect* Subsystem
	Memory Type: 2 x 16-bit, LPDDR4x-4266 Storage	 Qualcomm Aqstic technology: Qualcomm Aqstic" audio codec, Qualcomm Aqstic smart speaker amplifier 	Bluetooth Version • Bluetooth 5.0
	• UFS: eMMC 5.1; UFS 2.1	 Qualcomm[®] aptX[®] audio playback support: aptX, aptX HD 	GPS Location
	Visual Subsystem GPU: Qualcomm* Adreno* GPU	Audio Playback PCM, Playback: Up to 384kHz/32bit	 Satellite Systems Support: NavIC, BeiDou, Galileo, GLONASS, GPS, QZSS, SBAS
	Camera	Additional Playback Features: Native DSD support	Security • Qualcomm* Processor Security
	 Image Signal Processor: Qualcomm Spectra[®] 255 image signal processor, 14-bit 	Qualcomm ^a Al Engine	Qualcomm* Content Protection
	Dual Camera, ZSL, 30fps: Up to 16 MP	AIE CPU: Octa-core Kryo 468 CPU	Wi-Fi Security: WPA3

	Image Signal Processor: Qualcomm Spectra" 255 image signal processor, 14-bit	support	 Qualcomm* Processor Security
		Qualcomm® Al Engine	Qualcomm* Content Protection
	 Dual Camera, ZSL, 30fps: Up to 16 MP 	AIE CPU: Octa-core Kryo 468 CPU	Wi-Fi Security: WPA3
	 Single Camera, ZSL, 30fps: Up to 32 MP 	AIE GPU: Adreno GPU	
	 Camera Features: Multi-frame Noise Reduction (MFNR) 	AIE DSP: Qualcomm* Hexagon* 692 DSP	
	Video Capture Features: Rec. 2020 color	Cellular Modem	
	gamut video capture, Up to 10-bit color depth video capture	Modem Name: Snapdragon XI5 LTE modem LTE Category	
	CAMERA FEATURES	 Downlink LTE Category: LTE Category 12 	
	Advanced DPD, WPA3	 Uplink LTE Category: LTE Category 13 	
	 Multi-Frame Noise Reduction (MFNR) and 	LTE Downlink Features	
	Multi-Frame Super Resolution (MFSR)	Downlink Carrier Aggregation: 3x20 MHz	
	Forward-looking Electronic Image Stabilization (EIS)	carrier aggregation Downlink LTE MIMO: Up to 4x4 MIMO on	
	Motion Compensated Temporal filtering	two carriers	
	(MCTF) for noise-free video capture up to UHD (4K) at 30 FPS	 Downlink QAM: Up to 256-QAM, Up to 64-QAM 	
	Four MIPI CSI PHYs (DPHY 1.2 / CPHY 1.2)	LTE Uplink Features	
T ir	ssets/documents/prod_brief_o	content/dam/qcomm-martech/cqcom_sd7c_gen2.pdf n the Lenovo product utilizes Arra derivative thereof, (collectivel	teris network on chip



'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	Certain Arteris Technology Assets Acquired
	by Kurt Shuler , on October 31, 2013
	Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP
	SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. ("Qualcomm"), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.
	66 Arteris NoC technology has been and will continue to be a key enabler for
	creating larger and more complex chips in a shorter amount of time at a
	lower cost. This acquisition of our technology assets represents a validation
	of the value of Arteris' Network-on-Chip interconnect IP technology.
	ARTER i S IP
	K. Charles Janac, President and CEO, Arteris
	https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31; https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team
	The Arteris NoC exchanges messages in the Snapdragon SoC included in the Lenovo product.
	For example, in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




"Apparatus and method for communicating in an integrated circuit"


Lenovo Product Including Snapdragon System on Chip¹ '449 Patent Claim exchanged over channels each having a set of connection properties any communication channel being independently configurable, either literally or under the doctrine of equivalents. connections via a network, wherein A large SoC, such as the Snapdragon SoC included in the Lenovo product may include multiple said connections classes of Arteris NoC interconnect network: comprises a set of communication channels each Logical Interconnect Topology Development having a set of FLEXNOC & NCORE INTERCONNECT IPS DEFINE ARCHITECTURES connection properties, any communication Ncore Cache Coherent NoC channel being independently Service NoC configurable, Memory NoC P OBS Video NoC ArChip16 Example: Large SoCs have multiple classes of interconnect - Non-coherent, Coherent, Control/Status, Observability, etc. Ncore & FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility ARTERİS 🔟 ISPD 2018. 28 March 2018 Gopyright © 2018 Arteris IP 9 See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 9.

Case 2:22-cv-00481-JRG Document 1-27 Filed 12/19/22 Page 11 of 54 PageID #: 1248

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	The Snapdragon SoC included in the Lenovo product utilizes the Arteris NoC to exchange
	messages over connections via a network, wherein said connections comprises a set of
	communication channels that are independently configurable.
	For example, in the the Arteris NoC, "[a]n NTTP transaction is typically made of request packets,
	traveling through the request network between the master and the slave NIUs, and response
	packets that are exchanged between a slave NIU and a master NIU through the response
	network Transactions are handed off to the transport layer, which is responsible for delivering
	packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.).
	Between NoC components, packets are physically transported as cells across various interfaces, a
	cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master
	and one slave node, and one router in the request and response path."





'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.3 Physical Layer
	The delivery of packets within the NoC is the responsibility of the physical layer. Packets, which have been split by the transport layer into cells, are delivered as words that are sent along links. Within a single clock cycle, the physical layer may carry words comprising a fraction of a cell, a single cell, or multiple cells. The link size, or width (i.e., number of wires), is set by the designer at design time and determines the number of cells of one word. NTTP defines five possible link-widths: quarter (QRT), half (HLF), single (SGL), double (DBL), and quad (QUAD). A single-width (SGL) link transmits one cell per clock cycle, a double-width link transmits two cells per clock cycle, and so on. Words travel within point-to-point links, which are independent from other protocol layers: a word is sent through a transmit port, Tx, over a link to a receive port, Rx. The actual number of wires in a link depends on the

"Apparatus and method for communicating in an integrated circuit"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:

- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- Vld—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 313-314.
	The Snapdragon SoC included in the Lenovo product utilizes the Arteris NoC's connections that comprise a set of communication channels each having a set of connection properties, any communication channel being independently configurable.
	For example, as noted above, in the Arteris NoC, "[o]ne link (represented in Figure 11.1) defines the following signals Pres.—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service) [and] RxRdy—flow control."
	In the Arteris NoC implements Quality of Service (QoS) to "provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic":
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.
	In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair. The Arteris NoC supports the following four different traffic classes:

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.
	 Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	*Note that in the NTTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 315-316.
	As a further illustration, the Arteris NoC "addresses … varied QoS needs in many ways," including "Dynamic Packet Priorities" and "Dynamic Pressure Propagation":
	Arbitration: Dynamic Packet Priorities & Dynamic Pressure Propagation
	Arteris Network on Chip technology addresses these varied QoS needs in many ways: First, the interconnect assigns priorities to transactions to ensure they arrive at the target in the proper order to meet system requirements. Priority levels can be attached to individual packets or to all transactions pending on a socket. The interconnect can also assign Dynamic Packet Priorities at runtime.
	Second, the interconnect can sense when high priority packets may be blocked or slowed due to downstream traffic congestion and can then clear a path for these high priority packets. This technology, called Dynamic Pressure Propagation, is analogous to a fire truck racing down city streets: All traffic pulls to the side of the road to let the fire truck through.
	https://www.arteris.com/end-to-end-quality-of-service-qos


'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	As a further illustration, "QoS information may be generated from within the [Arteris] NoC interconnect using Arteris' QoS Generator":
	Bandwidth Limiters and Rate Regulators
	Many times architects will want to implement QoS within their SoC but the QoS prioritization data is not available from the individual IP blocks. In this case, QoS information may be generated from within the NoC interconnect using Arteris' QoS Generator. The QoS Generator can instantiate sophisticated, and software programmable, means to regulate interconnect QoS, including:
	 > Bandwidth Limiters – Bandwidth limiters cause a socket to stop accepting requests when a run-time programmable throughput threshold has been exceeded. > Rate Regulators – Rate regulators cause a socket's transactions to be demoted when a bandwidth threshold is reached. This can be considered a smoother version of the bandwidth limiter because transactions are only demoted instead of stalled.
	https://www.arteris.com/end-to-end-quality-of-service-qos As a further illustration, the Arteris NoC uses "a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency." For other traffic, the "[b]est effort traffic can be left untouched[,]" "[l]atency sensitive traffic may have its


Case 2:22-cv-00481-JRG Document 1-27 Filed 12/19/22 Page 21 of 54 PageID #: 1258


U.S. Patent No. 7,373,449 (Radulescu and Goossens)

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
11) I wicht Caman	urgency modulated as a function of the transaction[,]" "[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]" and "[o]n the real-time modem data port, the hurry is fixed at a critical level":
	Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency. In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.
	See Application driven network-on-chip architecture exploration & refinement for a complex SoC, https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf , at pg.16.
	For the other traffic, "the configuration can be done in architecture":

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 Best effort traffic can be left untouched.
	 Latency sensitive traffic may have its urgency modulated as a function of the transaction:
	Normal for writes and important for reads.
	 Soft real-time traffic may have its hurry level modulated as a function of the bandwidth
	it receives: Critical until a specified bandwidth is obtained on a sliding 4 microsecond
	window, and normal thereafter. These settings are set through configuration registers and
	may be modified while the interconnect is running. The mechanism is called a bandwidth
	regulator.
	 On the real-time modem data port, the hurry is fixed at a critical level.
	<i>Id.</i> at 18.
	As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes may be mapped onto the Arteris interconnect topology:
	tranic classes may be mapped onto the Arteris interconnect topology.








'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.3.1 Switching
	The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets. A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:
	 Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port.
	2. Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch.
	3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion.
	 Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports.
	The simplified block diagram of the switch architecture is shown in Figure 11.6.




'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	As a further illustration, the "Pres." signal in the NTTP packet "[i]ndicates the current priority of
	the packet used to define preferred traffic class (or Quality of Service). The width is fixed during
	the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in
	Figure 11.2)."
	35 29 28 25 24 15 14 5 4 3 0
	Header Info Len Master Address Slave Address Prs Opcode Necker Tag Err Slave offset StartOfs StopOfs
	Data BE Data Byte BE Data Byte BE Data Byte
	Data BE Data Byte BE Data Byte BE Data Byte BE Data Byte
	20 21 20
	32 31 30 27 26 20 19 14 13 5 4 3 0 Header Rsv Len Info Tag Master Address Prs Opcode
	Data CE Data
	Data CE Data
	FIGURE 11.2
	NTTP packet structure.
	See id. at 313, 314.
	As a further illustration, in the Arteris NoC, "the routing tables actually used in the switch are
	parameterizable for each input port of the switch. It is thus possible to use different routing tables
	for each switch input. Routing tables can optionally be programmed via the service network
	interface; in this case, their configuration registers appear in the switch register address map."
	See id. at 322.

wherein said connection through the network supports transactions comprising at least one of outgoing messages from the first module and return messages from the first module to the second module and return messages from the first module to the second module and return messages from the first module to the second module and return messages from the second module to the second module to the first module to the second module to the first module to the second module and return messages from the second module to the second module to the first module in the Lenovo product, "[m]ost transactions require the following two-step transfers." 11.3.1.1 Transaction Layer The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers: A master sends request packets.	Lenovo Product Including Snapdragon System on Chip ¹
As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets	Without conceding that the preamble of claim 10 of the '449 Patent is limiting, the Arteris NoC in the Snapdragon SoC included in the Lenovo product has connections through the network that support transactions comprising at least one of outgoing messages from the first module to the second module and return messages from the second module to the first module, either literally or under the doctrine of equivalents. For example, in the Arteris NoC used by the Snapdragon SoC included in the Lenovo product, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets": 11.3.1.1 Transaction Layer The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers: • A master sends request packets. • Then, the slave returns response packets. As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to

Case 2:22-cv-00481-JRG Document 1-27 Filed 12/19/22 Page 31 of 54 PageID #: 1268

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
for a connection with the second module to a communication manager, wherein the request comprises desired	The first module of the Snapdragon SoC included in the Lenovo product utilizes the Arteris NoC to issue a request for a connection with the second module to a communication manager. For example, in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":
connection properties associated with the sets of communication channels;	11.3.1.1 Transaction Layer The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	 A master sends request packets. Then, the slave returns response packets. As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-27 Filed 12/19/22 Page 34 of 54 PageID #: 1271

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2) [and] RxRdy – flow control":
	11.3.1.3 Physical Layer
	The delivery of packets within the NoC is the responsibility of the physical layer. Packets, which have been split by the transport layer into cells, are delivered as words that are sent along links. Within a single clock cycle, the physical layer may carry words comprising a fraction of a cell, a single cell, or multiple cells. The link size, or width (i.e., number of wires), is set by the designer at design time and determines the number of cells of one word. NTTP defines five possible link-widths: quarter (QRT), half (HLF), single (SGL), double (DBL), and quad (QUAD). A single-width (SGL) link transmits one cell per clock cycle, a double-width link transmits two cells per clock cycle, and so on. Words travel within point-to-point links, which are independent from other protocol layers: a word is sent through a transmit port, Tx, over a link to a receive port, Rx. The actual number of wires in a link depends on the

"Apparatus and method for communicating in an integrated circuit"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:

- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- Vld—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 313-314. As a further example, in the Arteris NoC, "QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed" and the "pressure information will be embedded in the NTTP packet at the NIU level":
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT. In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair. The Arteris NoC supports the following four different traffic classes:

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.
	 Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.


Case 2:22-cv-00481-JRG Document 1-27 Filed 12/19/22 Page 41 of 54 PageID #: 1278

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	*Note that in the NTTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.
	35 29 28 25 24 15 14 5 4 3 0
	32 31 30 27 26 20 19 14 13 5 4 3 0
	FIGURE 11.2 NTTP packet structure.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 313, 315-316.
	As a further example, in the Arteris NoC, "QoS is supported in the switch using pressure information generated by the IP itself and embedded in NTTP packets" and the router architecture includes blocks such as "Input Controller," "Flow Control" and ""Crossbar (Flow control)":

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.3.1 Switching
	The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets. A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:
	 Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port.
	 Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one request- ing input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch.
	3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion.
	 Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports.
	The simplified block diagram of the switch architecture is shown in Figure 11.6.




Case 2:22-cv-00481-JRG Document 1-27 Filed 12/19/22 Page 45 of 54 PageID #: 1282

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
the	In the Arteris NoC in the Snapdragon SoC included in the Lenovo product, the communication
communication	manager forwards the request to a resource manager and the resource manager determines
manager	whether a target connection with the desired connection properties is available, either literally or
forwarding the	under the doctrine of equivalents.
request to a	
resource manager;	For example, in the Arteris NoC used by Snapdragon SoC included in the Lenovo product, "QoS
the resource	is supported in the switch" which "choos[es] the route" using a "routing table"; "arbitrat[es]"; and
manager	"switch[es]" and the router architecture includes blocks such as "Input Controller," "Flow
determining	Control," "Crossbar (Flow control)" "Route Table" and "Arbiter":
whether a target	
connection with	
the desired	
connection	
properties is	
available;	

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.3.1 Switching
	The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets. A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:
	 Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port.
	2. Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch.
	3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion.
	 Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports.
	The simplified block diagram of the switch architecture is shown in Figure 11.6.




'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	As a further illustration, in the Arteris NoC, "the pressure information used to define the preferred traffic class (QoS) of the requesting inputs [t]he pressure information is given top priority by the switch arbiter" and "the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input."
	See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 321, 322.
the resource manager responding with the availability of	In the Arteris NoC in the Snapdragon SoC included in the Lenovo product, the resource manager responds with the availability of the target connection to the communication manager, either literally or under the doctrine of equivalents.
the target connection to the communication manager; and	For example, in the Arteris NoC used by the Snapdragon SoC included in the Lenovo product, "the pressure information used to define the preferred traffic class (QoS) of the requesting inputs [t]he pressure information is given top priority by the switch arbiter" and "the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input."
	See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 321, 322.

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	As a further illustration, in the Arteris NoC, "[t]he arbiter ensures that the connection matrix (a row per input and a column per output) contains at most one connection per column, that is, a given output is not fed by two inputs at the same time. The dual guarantee — at most one connection per row — is handled by the input controller. Each output has an arbiter that includes prefiltering. For maximum flexibility, each port can specify its own arbiter from the list of available arbiters (random, round robin, LRU, FIFO, or fixed priority)." Id. at 322-323.
the target connection between the first and second	In the Arteris NoC in the Snapdragon SoC included in the Lenovo product, the target connection between the first and second module is established based on the available properties of said communication channels of said connection, either literally or under the doctrine of equivalents.
module being established based on the available properties of said communication channels of said connection.	For example, in the Arteris NoC used by the Snapdragon SoC included in the Lenovo product, "QoS is supported in the switch" which "choos[es] the route" using a "routing table"; "arbitrat[es]"; and "switch[es]":

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.3.1 Switching
	The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets. A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:
	 Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port.
	 Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one request- ing input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch.
	3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion.
	 Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports.
	The simplified block diagram of the switch architecture is shown in Figure 11.6.



/440 Data at Cl-	I D. 1. (I. 1. 1. 1 C 1 C. (I
'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	In the Arteris NoC, "the pressure information used to define the preferred traffic class (QoS) of
	the requesting inputs [t]he pressure information is given top priority by the switch arbiter" and
	"the input controller extracts pertinent data from packet headers, forwards it to the routing table,
	fetches back the target output number, and then sends a request to the arbiter. After arbitration is
	granted, the input controller transmits the rest of the packet to the crossbar. The request to the
	arbiter is sustained as long as the last word of the packet has not been transferred. Upon
	transferring the last cell of the packet, the arbiter is allowed to select a new input."
	See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-
	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 321, 322.
	As a further illustration, in the Arteris NoC, "[t]he arbiter ensures that the connection matrix (a
	row per input and a column per output) contains at most one connection per column, that is, a
	given output is not fed by two inputs at the same time. The dual guarantee — at most one
	connection per row — is handled by the input controller. Each output has an arbiter that includes
	prefiltering. For maximum flexibility, each port can specify its own arbiter from the list of
	available arbiters (random, round robin, LRU, FIFO, or fixed priority)."
	<i>Id.</i> at 322-323.
	As a further illustration, in the Arteris NoC, "[t]he crossbar implements datapath connection
	between inputs and outputs. It uses the connection matrix produced by the arbiter to determine
	which connections must be established. It is equivalent to a set of <i>m</i> muxes (one per output port),
	each having <i>n</i> inputs (one per input port)."
	<i>Id.</i> at 323.